ABSTRACT This paper presents the design and characterization of high conversion-gain pixels in a 180-nm CMOS image sensor process. By reducing overlapping capacitance between a floating diffusion and transfer gate, output-referred pixel conversion gain as high as 118uV/e-and read noise as low as 1.8e-rms are experimentally achieved without significant lag. A dark current of 38 pA/cm 2 is measured at 60 • C. Comparison between the proposed devices and a baseline pixel regarding device structure and characterization results is also presented.
I. INTRODUCTION
Image sensors capable of high-performance low-light imaging are demanded in many industrial, scientific and medical applications. Due to limited signal level under low-light conditions, ultra-low read noise (e.g., deep sub-electron read noise) is desired to maintain high signal-to-noise ratio. The main approaches to this are either to increase the signal prior to the introduction of readout circuit noise and/or reduce the noise. To reduce the circuit's 1/f noise and RTS noise contributions, buried-channel transistors [1] and cooling [2] , have been explored, and Correlated Multiple Sampling (CMS) [3] , [4] to provide better noise rejection has been successfully demonstrated. Single-Photon Avalanche Diodes (SPAD) [5] that increase signal gain by avalanche multiplication in a high electric field region are commonly used in photon-counting applications. In-pixel amplifier gain has also been investigated [6] . When pixel fill-factor, readout speed, manufacturability and practicality are considered, each of these approaches has its limitations.
Our approach is to increase pixel conversion gain (µV/e-) to boost the signal before noise is introduced, effectively reducing input-referred read noise. This approach has been used in our Quanta Image Sensor (QIS) research [7] and is primarily achieved by reducing the capacitance of the floating-diffusion (FD) node. As pointed out in [8] , the overlapping capacitance between FD and transfer gate (TG) is a significant portion of FD capacitance. Recently, several groups have worked on reducing this capacitance [8] - [14] . A vertical transfer pump-gate with distal FD was described in [8] - [10] that transfers the carriers over a virtualphase [15] barrier to the FD. That concept was inspired by a pinned-photodiode pump-gate (PPD-PG) device without a distal FD (but with distal storage node) that was described by Aptina in [16] for global-shutter pixels, although in the Aptina device, the pump-gate was intended to be cycled several times to fully transfer charge from the PPD to the storage node. In the work of Seo et al., the PPD p+ pinning layer implantation is extended to the edge of FD in [11] and [12] to place a fully-depleted-diode structure between TG and FD. A self-aligned source/drain (S/D) offset structure is proposed in [13] and [14] by omitting LDD implantation and channel stop under FD.
A challenge faced by high conversion gain (CG) pixels, including those of this work, is to achieve high dynamic range. This is because a given output voltage corresponds to fewer signal electrons, with concomitant lower SNR. At saturation, this results in lower dynamic range. Digital integration [17] has been proposed to sum multiple readouts to extend the dynamic range of high CG pixels and can be used with our devices if needed. A lesser challenge relates to pixel fill-factor. To reduce capacitance between pixel elements, high CG pixels have lower fill factor in front-side illuminated devices. Backside illuminated devices are less constrained.
The high conversion gain PPD-PG pixels proposed in this paper are different from our prior small-pitch backside-illuminated vertical-transfer pump-gate pixels for the QIS. The PPD-PG pixel enables application with larger pixel, front-side illuminated (FSI) devices. Compared to [16] , the focus is on high conversion gain and a single transfer. Only minor adjustment (or no adjustment) is needed in the fabrication process. The pixels also have higher full-well capacity compared to QIS jots.
In this paper, a 3.6µm pitch PPD-PG pixel is implemented in a 180nm FSI CIS process. Testing results show that the pixel-output-referred conversion gain is successfully boosted over 55% from 76µV/e-to as high as 118µV/e-enabling average pixel read noise as low as 1.8e-rms. Table 1 summarizes the high CG pixels reported in various references. Further improvement in read noise can be achieved by incorporating the techniques described in [14] . Higher CG may be obtained from the reduction of FD junction capacitance by canceling the channel stop implantation under FD thereby decreasing the p-type doping concentration. Use of a buriedchannel source follower and floating capacitor load readout can also improve read noise. These techniques are compatible with our PPD-PG pixels and would be useful in the development of a next-generation device.
II. DEVICE CONCEPT AND DESIGN
A. DEVICE CONCEPT Figure 1 (a) shows a schematic of the PPD-PG pixel. There are two main parts in the structure which differentiate the PPD-PG pixel from a traditional 4T pixel: (1) The FD region is distal -a gap exists between the right edge of TG and FD; (2) a lightly doped p-type region, called the virtualphase potential barrier (VB) bridges the channel under TG to FD. The part of VB under TG is labeled as VB-I, and the part of VB between TG and FD is labeled as VB-II. Similar techniques were proposed in [15] and [16] , but the virtual barrier in those devices is designed to be strong enough to hold charge under TG when TG goes high. In the PPD-PG device, it is expected that most of charge goes to FD. Figure 1(b) shows corresponding potential diagrams in one TG pulse extracted from TCAD 2D simulation using X-FAB 180nm CIS process conditions. When TG is high, the channel under TG opens and all carriers in the pinnedphotodiode (PPD) are transferred out towards the FD node. Some of the carriers are left in the channel because of the small potential barrier in the gap between TG and FD. However, as TG transitions from high to low, the rest of carriers are "pumped" to FD.
B. REDUCE OVERLAPPING CAPACITANCE
Similar to the BSIM3v3 model for MOSFET [18] , parasitic capacitance between TG and FD, C GD , can be characterized by the sum of three components: (1) non-LDD region overlapping capacitance C ov , (2) LDD region overlap capacitance C ov_LDD and (3) fringing field capacitance C F .
The capacitance C GD was extracted for different gap size d GD (measured as the distance from the right edge of TG to the left edge of FD mask, as shown in Fig. 1(a) ) from TCAD 2D simulation to show how the capacitance between TG and FD changes as FD is moved away from TG. Simulation results are plotted in Fig. 2 as a set of solid curves. A second set of curves (dashed) show the relationship without LDD implantation. The spread between corresponding curves in the two sets approximates the value of C ov_LDD . Note that device width (in the direction looking into the cross section) is assumed to be 0.42µm in TCAD 2D simulation. The sidewall spacers are also simulated. LDD implantation is included unless otherwise specified.
Two observations should be noticed in Fig. 2 . First, the value of C GD drops significantly as we move FD away 510 VOLUME 5, NO. 6, NOVEMBER 2017 from TG by 0.2 µm. Second, in a normal pixel, i.e., when d GD = 0 µm, the value of C GD in the curve without LDD is lower than the one with LDD. One concludes that C ov and C ov_LDD are major components in C GD and the overlapping capacitance approaches zero as the overlap between two plates of capacitor gets smaller. This discussion gives important guidance for PPD-PG pixel design: a gap size above 0.2 µm is needed to significantly reduce overlapping capacitance.
C. THE EFFECT OF POTENTIAL BARRIER IN VB-II
The region VB-I is right under TG, so its potential is directly modulated by TG. VB-II, the gap resulting from moving FD away from TG, is mostly modulated by the lateral electrical field from FD and TG. Full and efficient charge transfer can only happen if (1) no potential barrier exists in VB-II when TG is low and (2) only a small barrier exists in VB-II when TG is high. Because of how FD is made, the doping concentration in VB-II is lower than VB-I. To prevent the implantation of the p-well under FD from affecting the doping concentration in VB-II, the left edge of the p-well was moved slightly to the right. When TG is low (V TG = 0 V) and FD is at a higher voltage (V FD > 0.5V) after charge transfer, VB-II will be fully depleted and the potential will monotonically increase from VB-I to VB-II. As shown in the simulated potential diagram in Figure 1 
The relationship between potential barrier in VB-II when TG is high and the size of gap d GD between TG and FD in TCAD simulations was also explored. As shown in Figure 3 , when d GD goes above 0.30µm, the potential barrier is high while reduction in C GD is not significant.
A potential hazard in this pump-gate operation is that charge in VB may backflow to SW when TG goes low. A baseline 4T pixel has similar problem regarding charge in the channel under TG. As a result, a potential barrier between SW and VB is needed when the channel is closing to prevent this from happening. The p-type region PB under TG is serving this purpose. PB also exists in baseline 4T pixel but we increased its doping concentration to make the barrier slightly stronger as the pump operation is relatively slower than normal charge transfer.
III. DESIGN VARIATIONS
The gap size d GD is chosen as 0.30µm mainly based on previous discussion on overlapping capacitance reduction and potential barrier in Sec. II. Also, the possible C GD variation caused by misalignment is only around 0.025fF for d GD within the range of 0.30µm±0.10µm. Since the VB region is critical to pump-gate pixel's performance, including conversion gain and lag, design variations in layout for this region were used in the test chips. For comparison, baseline 4T pixels developed by collaboration between our group and X-FAB, are also measured and reported in this paper.
Figures 4 (a) and (b) show layout schematics of the two proposed pump-gate pixel designs. The main difference between these two is the way the width of VB region along YY' is defined. In figure 4(a) , boundaries are defined by shallow trench isolation (STI) while in figure 4(b) boundaries are defined by heavily doped p-well. The difference is more clearly shown in cross section view along YY' for two different layouts in figure 5 . To account for the feature enlargement due to lateral straggle of the heavy implantation for p-well, the VB region in figure 5(b) , which has a width of 0.50µm, is designed to be wider than the VB region in figure 5(a) , which has a width of 0.41µm. Figure 4(c) shows the layout of the baseline pixel. All pixels have a pitch of 3.60µm. Figure 6 shows illustrations of the schematic cross-section views of pump-gate and baseline pixels. TCAD simulations are based on actual 4T pixel fabrication processes.
Three different types of pixels were designed as summarized in Table 2 . 
IV. CONVERSION GAIN AND CONVERSION GAIN VARIATION
The photon transfer curve (PTC) method is used to extract conversion gain of the pixels. For each type of pump-gate pixels, 2000 frames of data are collected from a 150(row) x 50(column) pixel array at each light level and 4000 frames of data are collected for baseline pixels as the array size is smaller, i.e., 150x25. Figure 7 shows PTC curves from measurement. Mean slope of PTC curve is used to calculate the pixel output-referred conversion gain (CG). A small nonlinearity is observed in the PTC curves in the low signal region, suggesting lower CG at low signals. This is counter to an expectation of lower capacitance of FD at higher voltages. The cause of the non-linearity on the PTC curves is not 512 VOLUME 5, NO. 6, NOVEMBER 2017 known at this time, but non-linearity in the readout chain is one possibility since the linearity of the PTC curves improves as we improve the linearity of the readout chain by biasing. This small non-linearity does not impact the conclusions of this work but should be investigated in the development of a next-generation device. One concern about high CG pixels is CG variation. To characterize CG variation, the central 140(row) x 40(column) pixels out of the 150x50 array for each type of pump-gate pixel were measured at around 500e-signal level using the PTC method and 100,000 samples are taken for each pixel at each light level. The same measurement is performed on baseline pixels but with a smaller array size, i.e., 140x20. Gain variation in each column-parallel readout channel can cause systematic column-wise CG variation in measurement. Double Delta Sampling (DDS) and calibration are used to suppress this effect. The distributions of CG for each type of pixel array are also shown in a histogram in figure 8 . The mean value and standard deviation of each histogram are summarized in table 3.
CG variation of the proposed pixels are higher than baseline pixels. It is suspected that this is due, in part, to the floating diffusion not being self-aligned to the transfer gate, resulting in higher variations in the floating diffusion area. More investigation would be necessary to pinpoint the exact cause of this variation. 
V. READOUT NOISE
The direct benefit of the high conversion gain of the pumpgate pixels is improving the input-referred readout noise performance. Measured results are summarized in table 4 . Please note that all the results are shown in median value. The CG of pump-gate pixels with narrow VB is about 55% higher than the CG of baseline pixels and the measured input-referred noise is 37% lower. Figure 9 shows the probability vs. pixel read noise for each type of pixel. The input-referred pixel read noise of each pixel in figure 9 is calculated by dividing read noise in voltage by the CG of that pixel. All horizontal axes are aligned and on the same scale and it is seen that pump-gate pixels have lower read noise. According to [19] , long tails in histograms might be attributed to low-frequency-noise sources such as randomtelegraph-signal (RTS) noise, and an empirical model can be applied. Figure 10 shows a scatter plot of measured read noise in uV rms vs. CG in µV/e-for each type of pixels. Note that the number of pixels measured for the PG pixels are twice that of baseline pixels because of different array sizes. Compared to baseline pixels, the PG pixels are found to have higher read noise variation which is likely caused by slightly smaller SF gate size and floating diffusion area variation.
VI. DARK CURRENT
Besides finely tuning the fabrication process, another common technique to suppress dark current in 4T pixel is a careful design of the channel under TG. A monotonically increasing potential profile in the channel from PPD side to FD side when TG is low helps dump dark current generated under TG to FD node instead of storage well of PPD [20] . As shown in cross section view of tested pixels in figure 6 , the PB region plays an important role in creating this monotonically increasing potential profile. In order to add the VB region in pump-gate pixels while maintaining the same transfer gate length, the PB region in pump-gate pixels has to be smaller than in baseline pixels. This difference in PB region also leads to a slightly lower threshold voltage of TG in pump-gate pixels which affects their dark current performance. Therefore, pump-gate pixels show relatively higher dark current than baseline pixels. The design of pump-gate pixels can be improved by shortening the VB region which could be adopted in future designs.
Dark current of all types of pixels are measured at 60 • C. Baseline pixels show the best dark current performance which is 25.9 e-/sec (32.1 pA/cm 2 ). PPD-PG pixels also demonstrate comparable dark current levels. Dark current for PPD-PG pixels with narrow VB is 31.2 e-/sec 514 VOLUME 5, NO. 6, NOVEMBER 2017 (38.4 pA/cm 2 ); dark current for wide VB is 32.3 e-/sec (39.9 pA/cm 2 ). Cumulative probability of pixel dark current value at 60 • C is also depicted in figure 11 . The number of pixels measured for each type of pump-gate pixel is 5600 (140x40 array). The number of pixels measured for baseline pixels is 2800 (140x20 array).
VII. LAG
As discussed above, charge transfer from the storage well in the PPD to the FD node in pump-gate pixels is completed in two steps. Each step has the potential to cause image lag. In the first step, TG is high and charge is transferred from SW to the part of VB region under TG. If a potential barrier in PB exists, it would result in lag. A higher TG on voltage would help to eliminate this lag. A longer TG turn-on period is also helpful in this situation. In the second step, TG is low and charge is pumped to FD node. If a potential barrier exists in VB-II between TG and FD, there would be some charge left in VB to cause lag. A lower TG off voltage (may go negative) would help to eliminate lag in this step.
To perform a fair comparison, all measurements for image lag are done with TG high at 3.3V, TG low at 0V and TG turn-on period equaling 1µs for each transfer. Except the first TG pulse, each TG pulse marks the end of integration for current frame and the starting of integration for next frame. Both pump-gate pixels and baseline pixels show image lag less than 1 electron. Also, the amounts of charge content observed in Frame #6 are almost independent of input signals levels in figure 12 . Thus, the image lag is unlikely caused by slow charge transfer. Instead, a small potential barrier should account for the charges left behind.
VIII. PROPOSED FUTURE IMPROVEMENT
The fabricated pump-gate pixels can be improved in the future in two aspects: (1) Making them more compatible with the standard CIS process by using existing mask and implantation steps; (2) Enhancing CG further by applying a similar principle to reduce overlapping capacitance between FD and reset gate. A schematic cross section view of modified pixel design is shown in figure 13 . The dedicated VB implantation is removed. Instead, p-well implantation for buried channel nMOS is used. The reset gate is moved away from FD around 0.25um. TCAD 3D device simulation shows that the regions between FD and TX gate, and FD and reset gate are fully depleted. The white lines in figure 14 represent the boundaries of depletion regions. Thus, the overlapping capacitances between FD and TX, FD and reset gate are both reduced significantly comparing to normal pixel.
FD can be easily reset to above 2V even with a normal 3.3V high level on reset gate which is an advantage over the design in [12] . Figure 15 shows transient simulation results from TCAD. The conversion gain of proposed pixel calculated from simulation results is around 250uV/e-on FD and 231uV/e-at the pixel output (source of row select transistor). 
IX. CONCLUSION
In this paper, the design of pump-gate pixels with boosted conversion gain up to 118 uV/e-was discussed. With only minor adjustment in standard CIS process, the overlapping capacitance between FD and TG, including LDD region and non-LDD region, is significantly reduced. Two layout design variations (narrow VB and wide VB) for pump-gate pixels are explored. Both types of pump-gate pixels demonstrate higher conversion gain and lower input-referred noise than baseline pixels. Good dark current performance is observed for all tested pixels. Characterization results of all types of pixels are summarized in table 5. Possible improvements in the PPD-PG pixels were discussed and simulated using TCAD. Additional noise improvement may be possible with source-follower optimization such as by using buried-channel transistors instead of surface-channel transistors.
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